View HM5164805FTT-5_4560474.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HM5164805F Series HM5165805F Series
EO
Description Features
64 M EDO DRAM (8-Mword x 8-bit) 8 k Refresh/4 k Refresh
E0098H10 (1st edition) (Previous ADE-203-1057C (Z)) Jan. 31, 2001
The HM5164805F S erie s, HM5165805F S erie s ar e 64M-bit dynamic R AMs orga nized as 8, 388,608-w ord x 8-bit. The y have re alize d high per forma nce and low powe r by employing C MOS proc ess tec hnology. HM5164805F S erie s, HM5165805F S erie s off er Extende d Da ta Out (ED O) P age Mode as a high spee d ac ce ss mode. The y have the pac kage var iation of standa rd 32-pin plastic S OJ and standa rd 32-pin plastic TSOPII.
* Single 3.3 V supply: 3.3 V 0.3 V * Access time: 50 ns/60 ns (max) * Power dissipation Active: 414 mW/378 mW (max) (HM5164805F Series) : 486 mW/414 mW (max) (HM5165805F Series) Standby : 1.8 mW (max) (CMOS interface) : 1.1 mW (max) (L-version) * EDO page mode capability * Refresh cycles RAS-only refresh 8192 cycles /64 ms (HM5164805F, HM5164805FL) 4096 cycles /64 ms (HM5165805F, HM5165805FL) CBR/Hidden refresh 4096 cycles /64 ms (HM5164805F, HM5164805FL, HM5165805F, HM5165805FL)
Elpida Memory, Inc. is a joint venture DRAM company of NEC Corporation and Hitachi, Ltd.
L
This product became EOL in December, 2006.
Pr
uc od t
HM5164805F Series, HM5165805F Series
* 4 variations of refresh RAS-only refresh CAS-before-RAS refresh Hidden refresh Self refresh (L-version) * Battery backup operation (L-version)
EO
Ordering Information
Type No. HM5164805FJ-5 HM5164805FJ-6 HM5164805FLJ-5 HM5164805FLJ-6 HM5165805FJ-5 HM5165805FJ-6 HM5165805FLJ-5 HM5165805FLJ-6 HM5164805FTT-5 HM5164805FTT-6 HM5164805FLTT-5 HM5164805FLTT-6 HM5165805FTT-5 HM5165805FTT-6 HM5165805FLTT-5 HM5165805FLTT-6 2
Access time 50 ns 60 ns 50 ns 60 ns 50 ns 60 ns 50 ns 60 ns 50 ns 60 ns 50 ns 60 ns 50 ns 60 ns 50 ns 60 ns
Package 400-mil 32-pin plastic SOJ (CP-32DC)
L
Data Sheet E0098H10
Pr
400-mil 32-pin plastic TSOP II (TTP-32DC)
uc od t
HM5164805F Series, HM5165805F Series
Pin Arrangement (HM5164805F Series)
EO
32-pin SOJ VCC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 I/O0 I/O1 I/O2 I/O3 NC VCC WE RAS A0 A1 A2 A3 A4 A5 VCC (Top view)
32-pin TSOP
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
V SS I/O7 I/O6 I/O5 I/O4 V SS
VCC I/O0 I/O1 I/O2 I/O3 NC VCC WE RAS A0 A1 A2 A3 A4 A5
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
V SS I/O7 I/O6 I/O5 I/O4 V SS CAS OE A12 A11 A10 A9 A8 A7 A6 V SS
L
CAS OE A12 A11 A10 A9 A8 A7 A6 V SS
Pr
VCC (Top view)
uc od t
3
Pin Description
Pin name A0 to A12 Function Address input -- Row/Refresh address A0 to A12 -- Column address A0 to A9 Data input/output Row address strobe Column address strobe Write enable Output enable Power supply Ground No connection
I/O0 to I/O7 RAS CAS WE OE VCC VSS NC
Data Sheet E0098H10
HM5164805F Series, HM5165805F Series
Pin Arrangement (HM5165805F Series)
EO
32-pin SOJ VCC 1 2 3 4 5 6 7 8 9 I/O0 I/O1 I/O2 I/O3 NC VCC WE RAS A0 A1 A2 A3 A4 A5 VCC 10 11 12 13 14 15 16 (Top view)
32-pin TSOP
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
VSS I/O7 I/O6 I/O5 I/O4 VSS
VCC I/O0 I/O1 I/O2 I/O3 NC VCC WE RAS A0 A1 A2 A3 A4 A5
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
VSS I/O7 I/O6 I/O5 I/O4 VSS CAS OE NC A11 A10 A9 A8 A7 A6 V SS
L
CAS OE NC A11 A10 A9 A8 A7 A6 V SS
Pr
VCC (Top view)
uc od t
Pin Description
Pin name A0 to A11 Function Address input -- Row/Refresh address A0 to A11 -- Column address A0 to A10 Data input/output Row address strobe Column address strobe Write enable Output enable Power supply Ground No connection
I/O0 to I/O7 RAS CAS WE OE VCC VSS NC
Data Sheet E0098H10 4
HM5164805F Series, HM5165805F Series
Block Diagram (HM5164805F Series)
Row decoder
EO
A0 A1 to A9 Column buffers * * * address * * * Row address buffers A10 to A12
RAS
CAS
WE
OE
Timing and control
Column decoder 8M array 8M array 8M array 8M array 8M array 8M array 8M array 8M array I/O buffers I/O0 to I/O7
L
Data Sheet E0098H10 5
Pr
uc od t
HM5164805F Series, HM5165805F Series
Block Diagram (HM5165805F Series)
Row decoder
EO
A0 A1 to A10 Column buffers * * * address * * * Row address buffers A11 6
RAS
CAS
WE
OE
Timing and control
Column decoder 8M array 8M array 8M array 8M array 8M array 8M array 8M array 8M array I/O buffers I/O0 to I/O7
L
Data Sheet E0098H10
Pr
uc od t
HM5164805F Series, HM5165805F Series
Operation Table
EO
RAS H L L L CAS WE x x L L L L H L* L* x
2 2
OE x L x H L to H x x H
I/O 0 to I/O 7 High-Z Dout Din Din Dout/Din High-Z High-Z High-Z
Operation Standby Read cycle Early write cycle Delayed write cycle Read-modify-write cycle RAS-only refresh cycle CAS-before-RAS refresh cycle or Self refresh cycle (L-version) Read cycle (Output disabled)
L L
H to L
H L
H to L L
H
L
H VT PT VCC VSS VIH VIL Ta
L
Notes: 1. H: VIH (inactive), L: VIL (active), x: VIH or VIL 2. t WCS 0 ns: Early write cycle t WCS < 0 ns: Delayed write cycle
Pr
Symbol Value VCC -0.5 to +4.6 50 Iout 1.0 Tstg -55 to +125 Symbol Min Typ 3.0 0 3.3 0 2.0 -- -- -0.3 0 --
Absolute Maximum Ratings
Parameter
Unit V V mA W
Terminal voltage on any pin relative to VSS Power supply voltage relative to VSS Short circuit output current Power dissipation Storage temperature
-0.5 to VCC + 0.5 ( 4.6 V (max))
uc od
C Max Unit Notes 3.6 V 1, 2 0 V 2 VCC + 0.3 0.8 70 V 1 V 1 C
DC Operating Conditions
Parameter Supply voltage
Input high voltage Input low voltage Ambient temperature range
Notes: 1. All voltage referred to VSS . 2. The supply voltage with all VCC pins must be on the same level. The supply voltage with all VSS pins must be on the same level.
t
Data Sheet E0098H10 7
HM5164805F Series, HM5165805F Series
DC Characteristics (HM5164805F Series)
EO
Parameter Operating current* * Standby current
1, 2
HM5164805F -5 Max 115 2 -6 Min -- -- Max 105 2 Unit mA mA Test conditions t RC = min TTL interface RAS, CAS = VIH Dout = High-Z CMOS interface RAS, CAS VCC - 0.2 V Dout = High-Z CMOS interface RAS, CAS VCC - 0.2 V Dout = High-Z t RC = min RAS = VIH, CAS = VIL Dout = enable t RC = min RAS = VIL , CAS cycle, t HPC = t HPC min CMOS interface Dout = High-Z CBR refresh: t RC = 15.6 s t RAS 0.3 s CMOS interface RAS, CAS 0.2 V Dout = High-Z
Symbol Min I CC1 -- --
I CC2
--
0.5
--
0.5
mA
L
I CC2 -- I CC3 I CC5 I CC6 I CC7 I CC10 -- -- -- -- -- I CC11 -- I LI I LO VOH VOL -5 -5 2.4 0
Standby current (L-version)
300
--
300
A
RAS-only refresh current* 2 Standby current*
1
115 5 115 110 1.2
-- -- -- -- --
105 5 105 100 1.2
mA mA mA mA mA
Pr
500 -- 500 5 5 VCC 0.4 -5 -5 5 5 2.4 0 VCC 0.4
CAS-before-RAS refresh current EDO page mode current* 1, * 3 Battery backup current* 4 (Standby with CBR refresh) (L-version) Self refresh mode current (L-version) Input leakage current Output leakage current Output high voltage Output low voltage
Notes: 1. I CC depends on output load condition when the device is selected. I CC max is specified at the output open condition. 2. Address can be changed once or less while RAS = VIL. 3. Measured with one sequential address change per EDO cycle, t HPC . 4. VIH VCC - 0.2 V, 0 V VIL 0.2 V.
Data Sheet E0098H10 8
uc od
A A A 0 V Vin VCC + 0.3 V 0 V Vout VCC Dout = disable V High Iout = -2 mA Low Iout = 2 mA V
t
HM5164805F Series, HM5165805F Series
DC Characteristics (HM5165805F Series)
EO
Parameter Operating current* * Standby current
1, 2
HM5165805F -5 Max 135 2 -6 Min -- -- Max 115 2 Unit mA mA Test conditions t RC = min TTL interface RAS, CAS = VIH Dout = High-Z CMOS interface RAS, CAS VCC - 0.2 V Dout = High-Z CMOS interface RAS, CAS VCC - 0.2 V Dout = High-Z t RC = min RAS = VIH, CAS = VIL Dout = enable t RC = min RAS = VIL , CAS cycle, t HPC = t HPC min CMOS interface Dout = High-Z CBR refresh: t RC = 15.6 s t RAS 0.3 s CMOS interface RAS, CAS 0.2 V Dout = High-Z
Symbol Min I CC1 -- --
I CC2
--
0.5
--
0.5
mA
L
I CC2 -- I CC3 I CC5 I CC6 I CC7 I CC10 -- -- -- -- -- I CC11 -- I LI I LO VOH VOL -5 -5 2.4 0
Standby current (L-version)
300
--
300
A
RAS-only refresh current* 2 Standby current*
1
135 5 135 110 1.2
-- -- -- -- --
115 5 115 100 1.2
mA mA mA mA mA
Pr
500 -- 500 5 5 VCC 0.4 -5 -5 5 5 2.4 0 VCC 0.4
CAS-before-RAS refresh current EDO page mode current* 1, * 3 Battery backup current* 4 (Standby with CBR refresh) (L-version) Self refresh mode current (L-version) Input leakage current Output leakage current Output high voltage Output low voltage
Notes: 1. I CC depends on output load condition when the device is selected. I CC max is specified at the output open condition. 2. Address can be changed once or less while RAS = VIL. 3. Measured with one sequential address change per EDO cycle, t HPC . 4. VIH VCC - 0.2 V, 0 V VIL 0.2 V.
Data Sheet E0098H10 9
uc od
A A A 0 V Vin VCC + 0.3 V 0 V Vout VCC Dout = disable V High Iout = -2 mA Low Iout = 2 mA V
t
HM5164805F Series, HM5165805F Series
Capacitance (Ta = 25C, VCC = 3.3 V 0.3 V)
EO
Parameter Input capacitance (Address) Input capacitance (Clocks) 10
Symbol CI1 CI2 CI/O
Typ -- -- --
Max 5 7 7
Unit pF pF pF
Notes 1 1 1, 2
Output capacitance (Data-in, Data-out)
Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method. 2. RAS and CAS = VIH to disable Dout.
L
Data Sheet E0098H10
Pr uc od t
HM5164805F Series, HM5165805F Series
AC Characteristics (Ta = 0 to +70C, VCC = 3.3 V 0.3 V, VSS = 0 V) *1, *2, *19
EO
Test Conditions * * * * *
Parameter Random read or write cycle time RAS precharge time CAS precharge time RAS pulse width CAS pulse width Row address setup time Row address hold time Column address setup time Column address hold time RAS to CAS delay time RAS hold time CAS hold time CAS to RAS precharge time OE to Din delay time OE delay time from Din CAS delay time from Din Transition time (rise and fall)
Input rise and fall time: 2 ns Input pulse levels: VIL = 0 V, VIH = 3.0 V Input timing reference levels: 0.8 V, 2.0 V Output timing reference levels: 0.8 V, 2.0 V Output load: 1 TTL gate + C L (100 pF) (Including scope and jig)
Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)
RAS to column address delay time
L
Symbol t RC t RP t CP t RAS t CAS t ASR t RAH t ASC t CAH t RCD t RAD t RSH t CSH t CRP t OED t DZO t DZC tT
HM5164805F/HM5165805F -5 Min 84 30 8 Max -- -- -- -6 Min 104 40 10 Max -- -- -- 10000 10000 -- -- -- -- Unit ns ns ns ns ns ns ns ns ns Notes
Data Sheet E0098H10 11
Pr
50 8 0 8 0 8 12 10 13 38 5 13 0 0 2 10000 10000 -- -- -- -- 60 10 0 10 0 10 37 25 -- -- -- -- -- -- 14 12 15 40 5 15 0 0 50 2
uc od
45 30 ns ns 3 4 -- -- -- -- -- -- ns ns ns ns ns ns 5 6 6 50 ns 7
t
HM5164805F Series, HM5165805F Series
Read Cycle
EO
Parameter Access time from RAS Access time from CAS Access time from OE Access time from address Read command setup time Read command hold time to CAS Read command hold time to RAS Read command hold time from RAS Column address to RAS lead time Column address to CAS lead time CAS to output in low-Z Output data hold time Output data hold time from OE Output buffer turn-off time Output buffer turn-off to OE CAS to Din delay time Output data hold time from RAS Output buffer turn-off to RAS Output buffer turn-off to WE WE to Din delay time RAS to Din delay time 12
HM5164805F/HM5165805F -5 Symbol t RAC t CAC t AA t OEA t RCS t RCH Min -- -- -- -- 0 0 50 0 25 15 0 3 3 Max 50 13 25 13 -- -- -- -- -- -- -- -- -- -6 Min -- -- -- -- 0 0 60 0 30 18 0 3 3 Max 60 15 30 15 -- -- -- -- -- -- -- -- -- 15 15 -- -- Unit ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns 13, 21 13 5 21 21 12 12 Notes 8, 9 9, 10, 17 9, 11, 17 9
L
t RCHR t RRH t RAL t CAL t CLZ t OH t OHO t OFF t OEZ t CDD t OHR t OFR t WEZ t WED t RDD
Data Sheet E0098H10
Pr
-- -- 13 13 -- -- -- -- 13 3 15 3 -- -- 13 13 13 13 -- -- -- -- 15 15
uc od
15 15 -- -- ns ns 13, 21 13 ns ns
t
HM5164805F Series, HM5165805F Series
Write Cycle
EO
Parameter Write command setup time Write command hold time Write command pulse width Write command to RAS lead time Write command to CAS lead time Data-in setup time Data-in hold time
HM5164805F/HM5165805F -5 Symbol t WCS t WCH t WP t RWL t CWL t DS Min 0 8 8 13 8 0 8 Max -- -- -- -- -- -- -- -6 Min 0 10 10 15 10 0 10 Max -- -- -- -- -- -- -- Unit ns ns ns ns ns ns ns 15 15 Notes 14
Read-Modify-Write Cycle
L
t DH Symbol t RWC t RWD t CWD t AWD t OEH Symbol t CSR t CHR t WRP t WRH t RPC
Pr
-5 -6 Min Max Min 116 67 30 42 13 -- -- -- -- -- 140 79 34 49 15 -5 -6 Min 5 8 0 8 5 Max Min -- -- -- -- -- 5 10 0 10 5 Data Sheet E0098H10
HM5164805F/HM5165805F
Parameter Read-modify-write cycle time RAS to WE delay time CAS to WE delay time Column address to WE delay time OE hold time from WE
Max -- -- -- -- --
Unit ns ns ns ns ns
Notes
14 14 14
uc od
Max Unit Notes -- -- -- -- -- ns ns ns ns ns
Refresh Cycle
HM5164805F/HM5165805F
Parameter CAS setup time (CBR refresh cycle) CAS hold time (CBR refresh cycle) WE setup time (CBR refresh cycle) WE hold time (CBR refresh cycle) RAS precharge to CAS hold time
t
13
HM5164805F Series, HM5165805F Series
EDO Page Mode Cycle
EO
Parameter EDO page mode cycle time EDO page mode RAS pulse width Access time from CAS precharge CAS hold time referred OE CAS to OE setup time Read command hold time from CAS precharge OE precharge time Parameter
HM5164805F/HM5165805F -5 Symbol t HPC t RASP t CPA t CPRH t DOH t COL Min 20 -- -- 28 3 8 5 28 8 8 Max -- -6 Min 25 Max -- Unit ns Notes 20 16 9, 17
100000 -- 28 -- -- -- -- -- -- -- -- 35 3 10 5 35 10 10
100000 ns 35 -- -- -- -- -- -- -- ns ns ns ns ns ns ns ns
RAS hold time from CAS precharge Output data hold time from CAS low
9, 22
Write pulse width during CAS precharge t WPE t OEP
EDO Page Mode Read-Modify-Write Cycle
EDO page mode read-modify-write cycle time WE delay time from CAS precharge
Refresh (HM5164805F Series)
Parameter Refresh period Symbol t REF
Refresh (HM5165805F Series)
Parameter Refresh period Symbol t REF
L
t COP t RCHC Symbol t HPRWC t CPW
Data Sheet E0098H10 14
Pr
-5 -6 Min Max Min 57 45 -- -- 68 54 Max 64 Max 64
HM5164805F/HM5165805F
Max
Unit
Notes
uc od
-- -- ns ns 14 Unit ms Notes 8192 cycles Unit ms Notes 4096 cycles
t
HM5164805F Series, HM5165805F Series
Self Refresh Mode (L-version)
EO
Parameter RAS pulse width (self refresh) CAS hold time (self refresh) RAS precharge time (self refresh)
HM5164805FL/HM5165805FL -5 Symbol t RASS t RPS t CHS Min 100 90 -50 Max -- -- -- -6 Min 100 110 -50 Max -- -- -- Unit s ns ns Notes 25 25
Notes: 1. AC measurements assume t T = 2 ns. 2. An initial pause of 200 s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh). 3. Operation with the t RCD (max) limit insures that t RAC (max) can be met, t RCD (max) is specified as a reference point only; if t RCD is greater than the specified t RCD (max) limit, than the access time is controlled exclusively by t CAC . 4. Operation with the t RAD (max) limit insures that t RAC (max) can be met, t RAD (max) is specified as a reference point only; if t RAD is greater than the specified t RAD (max) limit, then access time is controlled exclusively by t AA . 5. Either t OED or t CDD must be satisfied. 6. Either t DZO or t DZC must be satisfied. 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH (min) and VIL (max). 8. Assumes that t RCD t RCD (max) and t RAD t RAD (max). If t RCD or t RAD is greater than the maximum recommended value shown in this table, t RAC exceeds the value shown. 9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF. 10. Assumes that t RCD t RCD (max) and t RCD + t CAC (max) t RAD + t AA (max). 11. Assumes that t RAD t RAD (max) and t RCD + t CAC (max) t RAD + t AA (max). 12. Either t RCH or t RRH must be satisfied for a read cycles. 13. t OFF (max), t OEZ (max), t WEZ (max) and t OFR (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels. 14. t WCS , t RWD, t CWD, t AWD and t CPW are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t WCS t WCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t RWD t RWD (min), t CWD t CWD (min), and t AWD t AWD (min), or t CWD t CWD (min), t AWD t AWD (min) and t CPW t CPW (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate. 15. t DS and t DH are referred to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles. 16. t RASP defines RAS pulse width in EDO page mode cycles. 17. Access time is determined by the longest among t AA , t CAC and t CPA. 18. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying data to the device. 19. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large VCC/V SS line noise, which causes to degrade VIH min/VIL max level.
L
Data Sheet E0098H10 15
Pr
uc od t
HM5164805F Series, HM5165805F Series
20. t HPC (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode RAS cycle (EDO page mode mix cycle (1), (2)), minimum value of CAS cycle (tCAS + t CP + 2 t T) becomes greater than the specified t HPC (min) value. The value of CAS cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2). 21. Data output turns off and becomes high impedance from later rising edge of RAS and CAS. Hold time and turn off time are specified by the timing specifications of later rising edge of RAS and CAS between t OHR and t OH and between t OFR and t OFF. 22. t DOH defines the time at which the output level go cross. VOL = 0.8 V, VOH = 2.0 V of output timing reference level. 23. Before and after self refresh mode, execute CBR refresh to all refresh addresses in or within 64 ms period on the condition a and b below. a. Enter self refresh mode within 15.6 s after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed. b. Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6s after exiting from self refresh mode. 24. In case of entering from RAS-only-refresh, it is necessary to execute CBR refresh before and after self refresh mode according as note 23. 25 At t RASS > 100 s, self refresh mode is activated, and not activated at t RASS < 10 s. It is undefined within the range of 10 s t RASS 100 s. For t RASS 10 s, it is necessary to satisfy t RPS. 26. XXX: H or L (H: VIH (min) VIN VIH (max), L: VIL (min) VIN VIL (max)) ///////: Invalid Dout When the address, clock and input pins are not described on timing waveforms, their pins must be applied VIH or VIL.
EO
16
L
Data Sheet E0098H10
Pr
uc od t
HM5164805F Series, HM5165805F Series
Timing Waveforms*26
;
tDZO tOEA tOED OE tCAC tAA tRAC tCLZ tOEZ tOHO tOFF tOH tOFR tOHR tWEZ
EO
Read Cycle
RAS tT CAS tASR tRAH Address Row WE Din Dout
tRC tRAS
tRP
tCSH tRCD tRSH tCAS
tCRP
L
tRAD tASC tRCS tDZC
tRAL tCAL tCAH
Data Sheet E0098H10 17
Pr
Column tRCHR tRCH High-Z Dout
tRRH
uc od
tCDD tWED tRDD
t
HM5164805F Series, HM5165805F Series
Early Write Cycle
EO
RAS tT CAS tASR tRAH Address Row WE Din Dout 18
tRC tRAS tRP
tCSH tRCD tRSH tCAS
tCRP
L
tASC tCAH Data Sheet E0098H10
Pr
Column tWCS tWCH
uc od
High-Z* * t WCS t WCS (min)
tDS
tDH
Din
t
HM5164805F Series, HM5165805F Series
Delayed Write Cycle*18
;
tDZO tOED tOEH tOEP OE tOEZ tCLZ Dout High-Z Invalid Dout Data Sheet E0098H10
EO
RAS tT CAS tASR tRAH Address Row WE Din
tRC tRAS
tRP
tCSH tRCD tRSH tCAS
tCRP
L
tASC tRCS tDZC High-Z
tCAH
Column
Pr
tCWL tRWL tWP
uc od
tDS tDH Din
t
19
HM5164805F Series, HM5165805F Series
Read-Modify-Write Cycle*18
;
tDZO tOED tOEH tOEA tOEP OE tCAC tAA tOEZ tRAC tOHO Dout Dout High-Z tCLZ Data Sheet E0098H10 20
EO
RAS tT CAS tASR tRAH Address Row WE Din
tRWC tRAS
tRP
tRCD
tCAS
tCRP
L
tRAD tRCS tDZC
tASC
tCAH
Column
Pr
tCWD tAWD tRWD tDS High-Z
tCWL tRWL tWP
uc od
tDH Din
t
HM5164805F Series, HM5165805F Series
RAS-Only Refresh Cycle
;
EO
RAS
tRC tRAS tRP
tT tRPC tCRP
tCRP
CAS
L
tASR tRAH Row tOFR
Address
Pr
High-Z
tOFF
Dout
Data Sheet E0098H10 21
uc od t
HM5164805F Series, HM5165805F Series
CAS-Before-RAS Refresh Cycle
;
22
EO
tRP RAS tRPC tCP CAS WE Address tOFR tOFF Dout
tRC tRAS tRP tRAS
tRC tRP
tT tRPC tCHR tCP tCSR tCHR tCRP
tCSR
L
tWRP tWRH High-Z Data Sheet E0098H10
tWRP
tWRH
Pr uc od t
HM5164805F Series, HM5165805F Series
Hidden Refresh Cycle
;
Dout Dout Data Sheet E0098H10
EO
RAS
tT tRCD
tRC tRAS
tRP
tRC tRAS
tRC tRP tRAS tRP
tRSH
tCHR
tCRP
CAS
tASR
L
tRAD tRAL tRAH tASC tCAH
Address
Row
Column
Pr
High-Z
tOEA tCAC tAA tCLZ
tRRH tRCH
tRCS
WE
tDZC
tWED tCDD tRDD
uc od
tOED tOFF tOEZ tWEZ tOHO tOH tOFR
Din
tDZO
OE
tRAC
t
23
tOHR
HM5164805F Series, HM5165805F Series
EDO Page Mode Read Cycle (1)
;
tWEZ tCAC tRAC tOEA tDOH tOHO tOEA
Dout
EO
RAS
t RP t RASP t CP t HPC t CAS t RCH t RCS t CP t HPC tCAS t RCHC t HPC t CPRH t CP t t CRP
tT
t CSH
RSH
CAS
t CAS
tCAS t RRH t RCH
t RCS
t RCHR
WE
tASR
Address
tRAH tASC Row
tDZC
L
tCAH Column 1 t CAL High-Z tOEA tCAC tAA tCPA Dout 1
t WPE t ASC t CAH Column 2 t CAL
t ASC t CAH Column 3 t CAL
tASC
t RAL t CAH
Column 4
t WED
t CAL tRDD tCDD
Pr
tCOL t OEP tAA tCAC tOEZ tOHO tCPA tAA tCAC Dout 2 Dout 2
Din
tDZO
tCOP tOED
tOEP
OE
tCPA tAA tOEZ
tOFR tOHR tOEZ tOHO tOFF tOH
Data Sheet E0098H10 24
uc od
Dout 3 Dout 4
t
HM5164805F Series, HM5165805F Series
EDO Page Mode Read Cycle (2)
;
tOHO tOEZ tRAC tDOH tOEA tCAC tDOH tOHO tOEA
Dout
EO
RAS
t RP t RASP t HPC t CAS tHPC t CP t CAS t RCHC t CP t HPC tRSH tCAS t RRH t RCH t CRP
tT
t CSH
t CP
CAS
t CAS
t RCS
WE
tASR
Address
tRAH tASC Row
tDZC
L
tCAH Column 1 t CAL High-Z tOEA tCAC tAA tCPA Dout 1
t ASC t CAH Column 2 t CAL
t ASC t CAH Column 3 t CAL
tASC
t RAL t CAH
Column 4
t WED
t CAL
tRDD tCDD
Pr
tCOL t OEP tAA tCAC tOEZ tCPA tAA tCAC Dout 2 Dout 2
Din
tDZO
tCOP tOED
tOEP
OE
tCPA tAA
tOFR tOHR tOEZ
Data Sheet E0098H10 25
uc od
tOHO tOFF tOH Dout 3 Dout 4
t
HM5164805F Series, HM5165805F Series
EDO Page Mode Early Write Cycle
EO
RAS tT tRCD CAS tASR tRAH Address Row WE Din Dout 26
tRASP
tRP
tCSH tCAS tCP
tHPC tCAS tCP
tRSH tCAS tCRP
L
tASC tCAH Column 1 tWCS tWCH tDS tDH Din 1
tASC
tCAH
tASC
tCAH
Column 2
Column N
Data Sheet E0098H10
Pr
tWCS tWCH tDS tDH Din 2 High-Z*
tWCS
tWCH
uc od
tDS tDH Din N * t WCS t WCS (min)
t
HM5164805F Series, HM5165805F Series
EDO Page Mode Delayed Write Cycle*18
;
OE
tCLZ tCLZ tCLZ tOEZ tOEZ
EO
RAS
tT tRCD CAS tRAD tASR tRAH
tRASP
tRP
tCP tCAS tHPC tCAS
tCP tRSH tCAS
tCRP
tCSH
Address
Row
L
tASC tCAH
tASC tCAH
tASC tCAH
Column 1
tCWL
Column 2
tCWL
Column N
tCWL tRWL
Pr
tRCS tRCS tWP tDZC tDS tDH tDH
tRCS
WE
tWP tDZC tDS
tWP tDZC tDS tDH
uc od
Din 2 Din N
tOED tOEP tOEH
Din
tDZO tOED
Din 1 tDZO
tOEP tOEH
tDZO
tOED tOEP tOEH
tOEZ
Dout
High-Z
Invalid Dout
Invalid Dout
Invalid Dout
t
27
Data Sheet E0098H10
HM5164805F Series, HM5165805F Series
EDO Page Mode Read-Modify-Write Cycle*18
; ;
t AA t OEA t CAC t RAC t AA t CPA t OEA t CAC t AA t CPA t OEA t CAC t CLZ t OEZ t CLZ t OEZ t CLZ t OEZ
High-Z
EO
RAS tT t RCD
CAS
t RASP
t RP
t HPRWC t CP t CAS t CAS t CP
t RSH
t CRP
t CAS
L
t RAD t CAH
Column 1
t ASR
t ASC t RAH Row
t ASC t CAH
Column 2
t ASC t CAH
Column N
Address
t RWD t AWD
t CWD WE t RCS
t WP t DS t DZC
Pr
t CWL t CPW t CWL
t RCS
t CPW t AWD t CWD
t CWL t RWL
t AWD
t CWD
t RCS
t WP t DS t DZC
t WP t DS t DZC
uc od
t DH t DH
Din 2 Din N
t DH Din t DZO t OED
t OEP t OEH Din 1
t DZO
t OED
t OEP t OEH
t DZO
t OED
t OEP t OEH
OE t OHO
t OHO
t OHO
Dout
Dout 1
Dout 2
Dout N
t
Data Sheet E0098H10
28
HM5164805F Series, HM5165805F Series
EDO Page Mode Mix Cycle (1)* 20
;
tOEP tWED
OE
EO
RAS
t RP t RASP t CRP tCAS tCWL t RCS tCPW tAWD tASC t CAH Column 3 t CAL tWP t RAL t CAH Column 4 t CAL t DS t DH tRDD tCDD t RCS tRSH t RRH t RCH
tT
t CP t CAS
t CP tCAS
t CP
CAS
t CAS
t CSH
t RCD
t WCS
t WCH
L
tCAH Column 1 t DH Din 1
WE
tASR
Address
t ASC tRAH Row
t ASC t CAH Column 2
tASC
Pr
High-Z tOED tCPA tAA tOEA tCPA tAA tCAC t DOH Dout 2
t DS
Din
Din 3
tCPA
t OEZ
tAA
tOFR tWEZ tOEZ
uc od
tCAC tOHO tOFF tOH tCAC t OHO tOEA
Dout 3
Dout
Dout 4
t
Data Sheet E0098H10 29
HM5164805F Series, HM5165805F Series
EDO Page Mode Mix Cycle (2) *20
EO
RAS
t RP t RASP
tT
t CSH
t CP t CAS
t CP tCAS tCWL t RCS tCPW t ASC t CAH Column 3
t CP tCAS t RCS tWP t RAL tASC t CAH Column 4 t CAL t DS tRSH
t CRP
CAS
t CAS
t RCD
t RCHR
t RCS
t RCH
tWCS t WCH
t RRH t RCH
WE
tASR
Address
t ASC tRAH Row
L
tCAH Column 1 t CAL t DS High-Z tOED tAA tOEA tCAC tOEZ t OHO Dout 1
t ASC t CAH Column 2
t DH
t DH
tRDD tCDD
Pr
Din 2 t OEP tOED tCOL t OEA tCPA tAA tCAC
Din
Din 3 t OEP tCOP tWED
OE
tCPA
tOFR tWEZ tOEZ tOFF tOH
uc od
tOEZ tAA tCAC tOEA tOHO t OHO
Dout 3
tRAC
Dout
Dout 4
t
Data Sheet E0098H10 30
HM5164805F Series, HM5165805F Series
Self Refresh Cycle (L-version)* 23, 24, 25
; ;
tRPC tCP tCSR CAS tWRP WE tOFR tOFF Dout
;
High-Z Data Sheet E0098H10
EO
tRP RAS tT
tRASS
tRPS
tCRP tCHS
L
tWRH
Pr
uc od t
31
HM5164805F Series, HM5165805F Series
Package Dimensions
10.16 0.13
1
3.50 0.26
1.165 Max
0.90 0.26
*0.43 0.10 0.41 0.08
1.27
9.40 0.25
0.10
*Dimension including the plating thickness Base material dimension
Hitachi Code JEDEC EIAJ Weight (reference value)
2.55 0.12
0.74
16
11.18 0.13
EO
32
HM5164805FJ/ FLJ Series HM5165805FJ/ FLJ Series (CP-32DC)
Unit: mm
20.95 21.38 Max
17
L
32
Data Sheet E0098H10
Pr
CP-32DC -- Conforms 1.2 g
uc od t
HM5164805F Series, HM5165805F Series
HM5164805FTT/FLTT Series HM5165805FTT/FLTT Series (TTP-32DC)
Unit: mm
0.10
*0.145 0.05 0.125 0.04
0.13 0.05
1.20 Max
*Dimension including the plating thickness Base material dimension
Hitachi Code JEDEC EIAJ Weight (reference value)
TTP-32DC Conforms -- 0.51 g
Data Sheet E0098H10 33
0.68
EO
20.95 21.35 Max 32 1 *0.42 0.08 0.40 0.06 0.21 1.15 Max
17
1.27
M
16
10.16
L
11.76 0.20
0.80
Pr
0 - 5 0.50 0.10
uc od t
HM5164805F Series, HM5165805F Series
Cautions
EO
34
1. Elpida Memory, Inc. neither warrants nor grants licenses of any rights of Elpida Memory, Inc.'s or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Elpida Memory, Inc. bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document. 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use. 3. Elpida Memory, Inc. makes every attempt to ensure that its products are of high quality and reliability. However, contact Elpida Memory, Inc. before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support. 4. Design your application so that the product is used within the ranges guaranteed by Elpida Memory, Inc. particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Elpida Memory, Inc. bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Elpida Memory, Inc. product does not cause bodily injury, fire or other consequential damage due to operation of the Elpida Memory, Inc. product. 5. This product is not designed to be radiation resistant. 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Elpida Memory, Inc.. 7. Contact Elpida Memory, Inc. for any questions regarding this document or Elpida Memory, Inc. semiconductor products.
L
Data Sheet E0098H10
Pr
uc od t

▲Up To Search▲

Price & Availability of HM5164805FTT-5

	To Download HM5164805FTT-5 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .